























A simple adder example Whitebox Approach
<pre>// Design file module adder (input [7:0] A, input [7:0] B, input clk, input rst_n, output reg [7:0] sum, output reg carry); always @(posedge clk or negedge rst_n) if (!rst_n) {carry,sum} <= 0; else (carry.sum) <= A + B;</pre>
endmodule SUNY - New Paltz Elect. & Comp. Eng.







10/23/2021



17



```
module top;
  typedef enum bit[2:0] {no op = 3'b000,
                         add op = 3'b001,
                         and_op = 3'b010,
                         xor op = 3'b011,
                         mul_op = 3'b100,
                         rst_op = 3'b111} operation_t;
  byte
              unsigned
                               A;
  byte
               unsigned
                               в;
  bit
               clk;
  bit
              reset_n;
  wire [2:0] op;
  bit
              start;
           done;
  wire
  wire [15:0] result;
  operation_t op_set;
  assign op = op_set;
  tinyalu DUT (.A, .B, .clk, .op, .reset_n, .start, .done, .resul
   SUNY - New Paltz
   Elect. & Comp. Eng.
```

```
covergroup zeros_or_ones_on_ops;
all_ops : coverpoint op_set {
    ignore_bins null_ops = {rst_op, no_op};}
a_leg: coverpoint A {
    bins zeros = {'h00};
    bins others= {['h01:'hFE]};
    bins ones = {'hFF};
}
b_leg: coverpoint B {
    bins zeros = {'h00};
    bins others= {['h01:'hFE]};
    bins ones = {'hFF};
}
```

```
op_00_FF: cross a_leg, b_leg, all_ops {
         bins add_00 = binsof (all_ops) intersect {add_op} &&
                        (binsof (a_leg.zeros) || binsof
(b leg.zeros));
         bins add_FF = binsof (all_ops) intersect {add_op} &&
                        (binsof (a_leg.ones) || binsof
(b leg.ones));
         bins and_00 = binsof (all_ops) intersect {and_op} &&
                        (binsof (a leg.zeros) || binsof
(b leg.zeros));
         bins and_FF = binsof (all_ops) intersect {and_op} &&
                        (binsof (a_leg.ones) || binsof
(b leg.ones));
         bins xor_00 = binsof (all_ops) intersect {xor_op} &&
                        (binsof (a_leg.zeros) || binsof
  _leg.zeros));
 SUNY - New Paltz
 Elect. & Comp. Eng.
```

```
bins xor_FF = binsof (all_ops) intersect {xor_op} &&
                        (binsof (a_leg.ones) || binsof
(b_leg.ones));
         bins mul_00 = binsof (all_ops) intersect {mul_op} &&
                        (binsof (a_leg.zeros) || binsof
(b leg.zeros));
         bins mul FF = binsof (all ops) intersect {mul op} &&
                        (binsof (a_leg.ones) || binsof
(b leg.ones));
         bins mul_max = binsof (all_ops) intersect {mul_op} &&
                         (binsof (a_leg.ones) && binsof
(b_leg.ones));
         ignore_bins others_only =
                                   binsof(a leg.others) &&
binsof(b_leg.others);
   endgroup
 SUNY - New Paltz
 Elect. & Comp. Eng.
```

```
23
```

```
initial begin
                 clk = 0;
                  forever begin
                     #10;
                     clk = ~clk;
                 end
              end
                 op_cov oc;
              zeros_or_ones_on_ops c_00_FF;
               initial begin : coverage
                     oc = new();
                 c_{00}FF = new();
                  forever begin @(negedge clk);
                     oc.sample();
                     c_00_FF.sample();
                 end
SUNY – New Paltz
              end : coverage
Elect. & Comp. Eng.
```





```
initial begin : tester
        reset n = 1'b0;
        @(negedge clk);
        @(negedge clk);
        reset_n = 1'b1;
        start = 1'b0;
        repeat (1000) begin
           @(negedge clk);
           op_set = get_op();
           A = get_data();
           B = get_data();
           start = 1'b1;
           case (op set) // handle the start signal
             no op: begin
                 @(posedge clk);
                 start = 1'b0;
SUNY - New Paltz end
Elect. & Comp. Eng.
```

EGC455 Design and Verification of SOC



29

























